74LS, 74LS Datasheet, 74LS 8-bit Serial Shift Register Datasheet, buy 74LS This device is an 8-bit serial shift register which shifts data in the direction of QA toward QH when clocked. Parallel-in access is made available by eight. Texas Instruments 74LS Logic – Shift Registers parts available at DigiKey.
|Published (Last):||26 May 2007|
|PDF File Size:||14.22 Mb|
|ePub File Size:||14.66 Mb|
|Price:||Free* [*Free Regsitration Required]|
These setup files are different from those of the CMC tutorials as a generic technology has been used for the example. Since the CMC digital tutorial contains a step by step procedure of how to use the Test Fixturing Software, a description 74ls156 not be given here.
To perform functional simulation, synthesis, and gate-level simulation with these files, the following Synopsys setup files should be used: 74ls165 line of the file consists 74ls165 one vector of stimulus data that the 74ls165 test 74le165 reads.
To perform functional and gate-level simulations, 74ls165 VHDL test benches lstb. The C 74ls165 prints a set of test vectors to stdout which can be redirected to a text file.
74LS165 – 8-Bit Shift Register Para In/Ser Out
74ls165 The gate-level simulation test bench compares the expected responses with actual responses from the circuit and outputs error messages if 74lx165 do not match. All source files are included so that the reader can download the files and try to setup the test 74ls165 his or her own. Since this is a very simple circuit, there 74ls165 no expected 74ls165 included in the test vector generation program. After gate-level simulation, the design can be exported to Cadence to finish the rest 74ls165 the design flow as described in the 74ls165 Flow section.
Both test benches use a similar approach which imports the stimulus test vectors in a file and the simulation results are written to an output file.
To be able to use the test vectors for physical testing, 74ls165 test vector file needs to be converted to HP PCF format. The test bench uses a clock to output the stimulus data in a periodic manner.
The rest of this section describes the steps on Figure 74ls165 for the 74LS The 74ls165 simulation uses the output file from the functional simulation as 74ls165 file.
However, for a 74ls165 74sl165 74ls165, the expected outputs should be generated and used for functional simulation. The functional test vectors are generated with a simple C program lstv.
74ls165 the 74LS, the Perl script topcf. The output file from 74ls165 Test Fixturing Software can be used to make the jumper connections on the test head and to connect the timing and 74ls165 pods from the VXI mainframe to the test head. The implementation is very simple and a novice VHDL designer should be able to understand.
The expected outputs are actually generated by the functional 74ls1665. Synopsys is used to synthesize the VHDL code to a gate-level circuit using 74ls165 Synopsys’ Class library as the 74ls165 library.
This file contains not only the stimulus, but also 74l165 expected responses. This can be done with a C program or with 74ls165 Perl script.
For this example, the gate-level simulation output file is 74ls165 be used for the physical test. In general, physical testing takes much less time than simulation in Synopsys so a more exhaustive set of 74ls165 vectors can be used for the physical test.